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Abstract. A new electrical equivalent circuit (EEC) has been proposed
to model antiferroelectric liquid crystal devices. This circuit includes a
constant phase element to take into account the ferroelectric part of
the dielectric response in these devices. Electrical characterization of
samples has been carried out using a specific experimental protocol
based on impedance spectroscopy. The parameters of waveforms used in
impedance measurements have been optimized. The procedure to obtain
the components of the EEC has also been explained. Finally, the EEC
has been validated by comparing experimental and simulated impedance
results. A reasonable agreement between both of them has been ob-
tained in a wide frequency range for all selection voltages. C© 2011 Society of
Photo-Optical Instrumentation Engineers (SPIE). [DOI: 10.1117/1.3564817]
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1 Introduction
The most traditional application of liquid crystal (LC) de-
vices is focused on the area of displays. Other photonic
applications such as optical-phased arrays for laser beam
steering, optical switches and routers, tunable focus lenses,
wavelength selective filters and variable optical attenuators
have also been described.1 Additionally, new nonphotonic
applications, like tunable electrical filters, are nowadays un-
der research with promising preliminary results.2
Although nematics are the LC materials largely used in these
applications, in the last decades several devices based on
chiral smetic LC have been reported.3 These materials show a
wider viewing angle and a higher contrast ratio and switching
speed than nematics. Surface-stabilized antiferroelectric LC
(AFLC) devices show a tristate electro-optical response with
intrinsic analogue grayscale generation.4 This feature enables
to use them in passive high-end displays and other photonics
devices. In this context, AFLC electrical modeling can be
useful to design new and optimized drivers.
Several approaches have been reported in order to model
the electrical behavior of chiral smectic LC devices. First, an
electrical equivalent circuit that gives a physical interpreta-
tion of the impedance in ferroelectric devices was proposed.5
This work demonstrated that charge induced in these devices
was comprised of two polarization components (instant and
spontaneous polarization), and its behavior could be repre-
sented through a suitable combination of passive elements
(resistors and capacitors). This passive circuit accounts for
physical processes associated with the dynamics of the LC
device. Later, that circuit was also used to describe the elec-
trical response of V-shape devices.6 In this approach, the
nonlinear dependence of spontaneous polarization with the
voltage applied to the device was taken into account. How-
ever, other authors found that the previous electrical equiv-
alent circuit (EEC) required adding two additional resistive
components to model the electrical behavior of V-shaped de-
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vices when low frequency signals were applied to the LC
devices.7 These resistors performed the function of simulat-
ing the conductivity of both the LC material and the device
layers.
Until then, EEC was the most comprehensive one allow-
ing working frequencies in a wide range. This circuit con-
siders a device not necessarily symmetric between terminals
and allows modeling the effect of the nonsymmetric layers
(electrodes, insulation and alignment layers) with different
components. However, in this work we have assumed as
a working hypothesis, a reasonable symmetry of the cells
used in our experiments. Consequently, the EEC displayed in
Fig. 1 has been initially considered for modeling the electri-
cal behavior of AFLC devices.
The components of this circuit are related to physical
parameters of the sample as follows:
 RS resistor and CS capacitor represent, respectively, the
resistivity and capacity due to electrodes, insulation,
and alignment layers.
 Cst capacitor represents the device capacitance asso-
ciated to the no ferroelectric part of the dielectric re-
sponse.
 Rhx and Chx components are related to the ferroelectric
part of the dielectric response.
 Finally, RP1 and RP2 resistors simulate the conductivity
of the device layers and the LC material, respectively.
An experimental protocol, designed and checked in previ-
ous works,8, 9 has been implemented to derive the values of
components in the EEC of AFLC devices. As a result of this
work, a modified EEC from the previous one displayed in
Fig. 1 has been proposed and experimentally validated.
As it is well known, capacitors are one of the key el-
ements in integrated circuits and are extensively used in
many electronic systems. However, it has been demon-
strated that an ideal capacitor cannot exist in nature be-
cause an impedance of the form 1/(jωC) does not fulfils the
causality criterion.10, 11 In fact, dielectric materials exhibit a
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Fig. 1 Initial proposal of EEC to model the electrical behavior of
AFLC devices.
fractional behavior yielding electrical impedances of the
form 1/(jωC)α .12 The constant phase element (CPE) was
traditionally used to model many systems related to elec-
trochemistry, thermal engineering, acoustics, electromag-
netism, among others.13 Our proposal is based on a new
EEC including a CPE to take into account the ferroelectric
part of the dielectric response in these devices. This compo-
nent does not explain the nature of the dynamical behavior
of the LC material, but can reproduce its electrical response.
2 Experimental Protocol
The electrical equivalent circuit of AFLC devices has
been derived by using an experimental protocol based on
impedance spectroscopy.14 This technique consists of the
measurement of complex impedance (magnitude and phase)
as a function of frequency. These measurements have been
carried out for different switching voltages. Each voltage
is related to one intermediate level of optical transmission,
which is simultaneously monitorized. The research proto-
col also includes the EEC components fitting and the EEC
impedance simulation. The diagram of the whole procedure
is shown in Fig. 2.
2.1 Impedance Measurement
The block diagram of the experimental setup to carry out
simultaneously measurements of complex impedance and
optical transmission in AFLC devices has been displayed
in Fig. 3. This measurement system consists of a Solartron
Fig. 3 Experimental setup to acquire impedance measurements.
1260 impedance analyzer, a personal computer (PC) with a
National Instruments GPIB communication card, a Linkham
LTS-E350 programmable hot-stage, a Nikon Eclipses E600
polarized microscope, a Hamamatsu S1337 large area pho-
todiode with a conditioning circuit (current to voltage con-
verter), and a Lecroy WaveRunner 6100 four channel digital
oscilloscope.
Monopixel AFLC samples have been placed between
crossed polarizers, with the optical axis of input polarizer
parallel to the smectic layers normal. Sample electrodes were
connected to the impedance analyzer input connectors. This
instrument has an output to a GPIB bus connected to the PC.
Communication between the PC and the impedance analyzer
was made using two specific Solartron commercial software
programs: ZPLOT and ZVIEW. ZPLOT allows selecting the
impedance measurement frequency range and generating the
suitable voltage waveform to take measurements. Addition-
ally, graphical results can be represented, in real time, on the
PC screen by means of ZVIEW software.
In the experiments, the measurement frequency range was
from 5 Hz to 1 MHz. The first is the minimum measurement
Fig. 2 Diagram of the experimental protocol to derive the EEC for LC devices.
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Fig. 4 Applied signals for characterization of AFLC devices by
impedance spectroscopy. Timing not to scale: (a) Voltage waveform
applied. (b) Optical transmission with saturation blanking. (c) Low
frequency electro-optic response.
frequency allowed by the Solartron 1260 impedance analyzer
when the dc level voltage is higher than 5 V. The EEC for
frequencies higher than 1 MHz has a pure resistive behavior.
Acquisition of impedance measurements after optical
transmission becoming stable has been considered especially
relevant, thus forcing an optimal waveform design for check-
ing these measurements. The procedure used for this wave-
form optimization is described in Sec. 2.2.
2.2 Electro-Optic Characterization and Waveform
Optimization
Complex impedance in LC devices is related to its optical
transmission. Both measurements depend on selection volt-
age applied between the cell electrodes. In AFLC samples,
several waveforms have been proposed to obtain interme-
diate stable transmission levels, between the minimum and
the saturation levels.15 In this work, the waveform shown
in Fig. 4 has been demonstrated to be the most suitable
to perform impedance measurements. This voltage wave-
form consists of a variable selection pulse [circles 2 and 4 in
Figure 4(a)], to obtain intermediate levels of optical trans-
mission and a fixed saturation pulse [circles 1 and 3 in
Fig. 4(a)], to blank the cell before applying the next selection
pulse.
The signal period was calculated taking into account the
following characteristics:
 A saturation time, to reach the maximum optical trans-
mission level. This time is fixed to 6 s; a delay time for
the impedance analyzer switches the selection voltage
applied to the cell.
 A stabilization time, to maintain the optical transmis-
sion of the intermediate levels. This time is measured
experimentally for each sample.
 A measurement time, to acquire impedance measure-
ments by the impedance analyzer. This time depends
on the measurement frequency range and the number
of acquired points.
Figure 4(b) shows the optical transmission profile when
the previously described voltage waveform is applied to an
AFLC device.
3 Impedance Measurements by Impedance
Spectroscopy
Experiments were performed with monopixel test cells of
a tristate AFLC commercial mixture CS-4001 aligned with
rubbed Nylon and a SiO2 barrier layer with a thickness of
1.5 μm and an electrode area of 0.5 cm2.
Experimental protocol has been applied as follows. Op-
timized addressing waveforms as previously described were
applied to the devices and electric limitations arising from
the impedance analyzer have been taken into account. A dc
compensated waveform consisting of a saturation pulse and a
selection pulse was used. A 50 mV sinusoidal signal has been
added to the addressing waveform during measurement time
[Fig. 4(a)]. The impedance of the samples (magnitude and
phase) has been analyzed in the 5 Hz to 1 MHz range (near
6 decades) and 10 measurements per decade were recorded.
The effect of the selection levels on the magnitude and
phase impedance is shown in Fig. 5. A set of impedance
measurements has been depicted for negative data levels.
Fig. 5 The effect of the data levels on the impedance measurements for AFLC devices. Note that axes are in logarithmic units for magnitude,
but lineal for the phase.
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Fig. 6 Detail of the impedance phase magnitude in the 100 Hz to
10 kHz range for AFLC devices.
The magnitude profile (logarithmic) is linear in almost the
whole frequency range and its value decreases more than 4
orders of magnitude as frequency increases for both positive
and negative data levels.
Specifically, a thorough analysis of the impedance phase
in the 100 Hz to 10 kHz frequency range has been carried
out. A direct relationship between the impedance phase and
the selection pulse in this frequency range (see the details in
Fig. 6) has been observed. Indeed, the selection levels deter-
mine the capacitive electric response provided that homoge-
neous switching is generated over the whole device. A phase
range smaller than 3o has been checked and the impedance
phase in this working region is near − 90o, suggesting an
almost pure capacitive electrical response.
4 Electrical Equivalent Circuit: A Constant Phase
Element
Electrical equivalent circuits of antiferroelectric devices used
in this work are based on models for chiral smectic LC de-
vices that have been briefly described above. In order to
match both the electrical responses of AFLC devices and the
EEC simulated, a modified equivalent circuit has been pro-
posed (Fig. 7). The complex impedance is Z(ω, ak) with ak
the circuit components, ak = [RS, CS, RP1, Cst, CPE (V), Rhx
(V), RP2].
Fig. 7 Schematic of the new proposed electrical equivalent circuit to
model AFLC devices.
Fig. 8 Selection voltage dependence of capacitance CPE(V) for
AFLC devices addressed with optimized waveforms.
A voltage dependent CPE (V) has been proposed to model
the ferroelectric part of the dielectric response. In fact, this
element makes the AFLC device modeling possible by ad-
justing two parameters, T and P. The frequency dependence
of CPE is determined from Eq. (1),
ZCPE = 1T · ( jω)P (1)
with T the equivalent capacitor and P the exponent.16
The EEC proposed has been designed to emulate the
AFLC device switching. The value or the initial order of
magnitude associated with some components can be esti-
mated from experimental measurements as follows. These
conditions must be predefined for this circuit to be fitted:
a. Behavior of capacitors CS, Cst and CPE (V) in the high fre-
quency range (MHz) may be comparable to short circuits.
In this way, impedance of the device has been considered
equal to Rs in those frequencies,
|Z | f →∞ = RS. (2)
Typical RS values are some hundreds of ohms.
b. A complementary calculation in the low frequency range
gives an estimation of the order of magnitude of (RP1
+ RP2). In these frequencies, capacitors have been con-
sidered like open circuits, so that the circuit presents only
resistive impedance equal to (RS + RP1 + RP2),
|Z | f →0 = RS + RP1 + RP2. (3)
Moreover, since RS has a very small value, impedance
magnitude tends to (RP1 + RP2). Resistive impedance
of the device usually has a value of some hundreds of
megaohms in low frequencies.
|Z | f →0 ∼= RP1 + RP2. (4)
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Fig. 9 Comparison between measured and simulated impedances (magnitude and phase) for AFLC devices. Simulations have been made
using the proposed fitting method with a constant phase element. Note that impedances correspond to negative selection levels.
c. Series of CS and Cst capacitors has an experimental ca-
pacitive impedance in the range of nanofarads.
The rest of the components’ values have been derived by
complex nonlinear least squares fitting with the experimental
impedance data. Levenberg–Marquardt algorithm has been
used with a specific program developed with MATLAB. RS, CS,
Cst, RP1, and RP2 values have been considered independent
of voltage. On the other hand, Rhx(V) and CPE(V) have been
optimized for all applied voltages.
The profile of the T parameter of the CPE-T as a func-
tion of selection voltage, has been drawn in Fig. 8. Nearly
symmetric response, for positive and negative selection volt-
ages, as well as a significant nonlinear voltage dependence
have been observed. Specifically, the highest capacitive re-
sponse seems to be related to an intermediate level between
ferroelectric and antiferroelectric states.
4.1 Comparison of Experimental and Simulated
Impedance Results
The last step of the protocol consists of a comparative study
of the measured and simulated impedances. Once all the
components have been optimized for every selection voltage
using the previous fitting method, the EEC has been simu-
lated with all passive electrical elements included. Impedance
simulation has been carried out using an input signal like the
previous one optimized.
Results are summarized in Fig. 9 for negative selection
levels. A fairly good agreement between the measured and
simulated impedances for all selection voltages is observed.
Specifically, the simulated impedance magnitude matches the
experimental data noticeably in the whole frequency range
considered. Small deviations between the measured and sim-
ulated impedance phases are shown only in the lowest fre-
quency range. This may be attributed to the diffusion of
charge that affects the effective impedance at those frequen-
cies. However, phase curves match reasonably in the rest of
the frequency range.
5 Conclusions
In this work, an electrical model for tristate AFLC cells has
been presented. This model includes a CPE component that
takes into account the changes on phase impedance profiles
of these devices at specific ranges of frequency. An exper-
imental protocol to carry out impedance measurements has
been used.
Optimized values for the EEC components have been de-
rived by fitting EEC simulation and impedance measure-
ments. A reasonable agreement between both of these has
been obtained in a wide frequency range for all selec-
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tion voltages. The dynamic response in time domain of the
tristate AFLC devices, using the previously described elec-
trical model, is under study at the present time.
Acknowledgments
This work has been partially supported by the Ministerio de
Ciencia e Innovacio´n of Spain (Grant No. TEC2009–13991-
C02–01) and Comunidad de Madrid (Grant No. S2009/ESP-
1781). Experimental samples were provided by the Univer-
sidad Polite´cnica de Madrid.
References
1. D.-K. Yang and S.-T. Wu, Fundamentals of Liquid Crystal Devices,
Wiley, Chichester (2006).
2. J. M. Isabel Pe´rez, S. Pena, J. C. Torres, R. Manzanares, and J. M.
Oto´n, “Sinusoidal voltage-controlled oscillator based on a liquid crystal
cell as variable capacitance,” Jpn. J. Appl. Phys. 46, L221–L223 (2007).
3. J. M. Oto´n, J. M. S. Pena, X. Quintana, J. L. Gayo, and V. Urruchi,
“Asymmetric switching of antiferroelectric liquid-crystal cells,” Appl.
Phys. Lett. 78(17), 2422–2424 (2001).
4. S. T. Lagerwall, Ferroelectric and Antiferroelectric Liquid Crystals,
Wiley-VCH, Weinheim (1999).
5. J. Fu¨nfschilling and M. Schadt, “Physics and electronic model of de-
formed helix ferroelectric liquid crystal displays,” Jpn. J. Appl. Phys.
33, 4950–4959 (1994).
6. T. Yamaguchi, Y. Hara, H. Fujiwara, G. Itoh, and H. Okumura, “Equiv-
alent circuit model for thresholdless antiferroelectric liquid crystal dis-
plays,” Jpn. J. Appl. Phys. 38, 4127–4131 (1999).
7. W. S. Park, J. Kang, C. G. Jhun, D. W. Choi, K. Y-Han, T. Yoon,
and J. C. Kim, “Modified equivalent circuit model for frustrated anti-
ferroelectric liquid crystal displays,” Proc. of the 2001 Int. Meeting on
Information Display, Daegu, Korea, 396–399 (2001).
8. J. M. S. Pena, I. Pe´rez, I. Rodrı´guez, C. Va´zquez, V. Urruchi, X. Quin-
tana, J. De Frutos, and J. M. Oto´n, “Electrical model for threshold-
less antiferroelectric liquid crystal cells,” Ferroelectrics 271, 149–154
(2002).
9. J. M. S. Pena, I. Pe´rez, V. Urruchi, J. C. Torres, and J. M. Oto´n,
“Temporal electrical response of chiral smectic liquid cristal displays
with V/W-shaped electrooptical characteristic,” Opto-Electron. Rev. 2,
189–193 (2008).
10. A. K. Jonscher, Dielectric Relaxation in Solids, Chelsea Dielectrics
Press, London (1983).
11. G. W. Bohannan, “Analog realization of a fractional order control
element- revisited,” Proc. of the 41st IEEE Int. Conf. on Decision and
Control, Tutorial Workshop 2: Fractional Calculus Applications in Au-
tomatic Control and Robotics, Las Vegas, USA (2002).
12. S. Westerlund and L. Ekstam, “Capacitor theory,” IEEE Trans. Dielectr.
Elect. Insul. 1, 826–839 (1994).
13. K. Biswas, S. Sen, and P. K. Dutta, “Realization of a constant phase
element and its performance study in a differentiator circuit,” IEEE
Trans. Circuits Syst., II: Express Briefs, 53(9), 802–806 (2005).
14. E. Barsoukov and J. R. Macdonald. Impedance Spectroscopy, Theory,
Experiment, and Applications, Wiley Interscience Publications, New
Jersey (2005).
15. J. M. Oto´n, X. Quintana, P. L. Castillo, A. Lara, V. Urruchi, and N.
Bennis, “Antiferroelectric liquid crystal displays,” Opto-Electron. Rev.
12(3), 263–269, (2004).
16. P. Zoltowski, “On the electrical capacitance of interfaces exhibiting
constant phase element behavior,” J. Electron. Chem. 443, 149–154
(1998).
Juan Carlos Torres Zafra received his MS
degree in industrial engineering in 2001 from
the Polytechnic University of Valencia, Spain
and his PhD degree in electrical, electronic,
and automatic engineering from Carlos III
University of Madrid in 2009. He is currently
an assistant professor at the Department of
Electronic Technology of Carlos III Univer-
sity of Madrid. His research interests include
drivers design, advanced electronic instru-
mentation, and electro-optical optimization of
LCDs.
Isabel Pe´rez Garcilo´pez received her MS
degree in telecommunication engineering in
1995 from Polytechnic University of Madrid
and her PhD degree in telecommunication
engineering from Carlos III University of
Madrid in 2003. She is an associate pro-
fessor at the Electronic Technology Depart-
ment of the Carlos III University of Madrid.
Her main research interests include electro-
optical characterization of LC devices and LC
applications in photonics and electronics.
Virginia Urruchi del Pozo received her MSc
degree and her PhD degree in telecommu-
nication engineering from the Universidad
Polite´cnica de Madrid, Spain, in 1999 and
2004, respectively. She has been an assis-
tant professor at the Universidad Carlos III of
Madrid from 2001 to 2009. Since 2010, she
has been an associate professor. She has
been involved in liquid crystals since 1998
and her research interests are the identifica-
tion of new liquid crystal mixtures and tech-
nologies specifically for photonic (display and nondisplay) applica-
tions, electro-optic characterization, driving waveform design, and
electrical simulation. She has contributed to the development of a
national patent (Spain) about driving and method of fabrication of
antiferroelectric liquid crystals displays without holding voltage.
Jose´ Manuel Sa´nchez Pena received his
MS and PhD degrees in telecommunication
engineering from Polytechnic University of
Madrid in 1988 and 1993, respectively. From
February to September of 1993, he was a
visiting researcher at Exeter University (UK)
engaged in modeling of the electro-optical
properties of LCDs. In March 1995, he joined
Carlos III University of Madrid, where he is
currently a full time professor and head of
Displays and Photonic Applications Group at
Electronic Technology Department His main research interests in-
clude electro-optical characterization of LCDs, optical sensors, and
optoelectronic instrumentation for rehabilitation technology applica-
tions and optical communications. He is a senior member of SPIE
and a member of ILCS.
Carlos Marcos Lucas received his MS de-
gree in industrial engineering in 2006 from
Carlos III University of Madrid. He is an as-
sistant professor in the Electronic Technol-
ogy Department of Carlos III University of
Madrid. He is currently working toward a doc-
toral degree on electro-optical optimization
and addressing OLED microdisplays.
Optical Engineering August 2011/Vol. 50(8)081206-6
